

Analog architectures on FPGAs and ASICs

Dr. Sven Köppel

koepfel@anabrid.com


2025-07-14, 10:30 AM

Paderborn Center for Parallel Computing (PC2)

PC2 Seminar at U Paderborn

Room X0.101, Mersingweg 5, 33098 Paderborn


48 Years of Microprocessor Trend Data



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten
New plot and data collected for 2010-2019 by K. Rupp


Moore's Law: Advances only at Parallelization, no more at clock frequency

48 Years of Microprocessor Trend Data




Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten
New plot and data collected for 2010-2019 by K. Rupp

„Energy barrier“



Limits of Parallelizability: Amdahl's Law





Manycore architectures and high-performance clusters enable progress.

But the energy cost is very high!

With 95% parallel portion:

3000 x computers
(performance)
but only 20 x speedup

Heat generation: Energy and component size



Modern semiconductor manufacturing processes enable progress.
However, the energy cost is very high.

The final frontier for computer heat production

Landauer Principle! [R. Landauer 1961]




$$E_{\text{Gesamt}} = E_{\text{Signalverarbeitung}} + E_{\text{Wärme}}$$

Landauer Limit (at room temperature):

$$W \sim 3 \times 10^{-21} \text{ Joule/bit}$$




<https://www.licker.de/wie-macht-man-das-perfekte-spiegel-71193.html>



Heat dissipation in CMOS circuits increases significantly with the integration of components.

Switching generates Heat: A globally significant amount of it!




„Information catastrophe“

Already today, **7% of global energy** is consumed by the information sector.

Climate change?

Digital architectures: Summary


- **Energy barrier:** Clock speed can no longer increase.
- **Amdahl's Law:** Parallelizability has its limits.
- **Von Neumann bottleneck:** Conventional Computer architecture limits performance.



Digital **Alternatives** exist, for instance



GPGPUs




FPGAs

Exotic Computing:

Fundamental research

- Silicon alternatives, for instance Graphene
- Photonic Computing
- Quantum Computing
- Neuromorphic Computing
- Computational Memory, e.g. Memristors
- Analog Computing

Extensive materials research
Many interdisciplinary connections



IBM Q System One



Heinz-Nixdorf-Forum (Computer Museum) in Paderborn



ANALOG COMPUTER
ANALOGUE COMPUTERS

RA 770

Telefunken Analog Computer from 1960s → www.analogcomputermuseum.org

ANALOG COMPUTER ANALOGUE COMPUTERS

Analogcomputer
Schaltkreis Bausteine ohne Bits und Bytes
Analogue computers
For computing without bits and bytes

A workstation featuring a vintage analog computer. It includes a CRT monitor displaying a landscape image, a control panel with numerous knobs and switches, and a keyboard. A small wooden table in front holds a control panel with four rotary switches. A tablet on a stand displays a colorful grid pattern.

A large, multi-bay analog computer unit, likely a Tealster model. The front panel is white with a control panel featuring a large dial, several buttons, and a display. The right side shows internal components with green circuit boards. The unit is mounted on a blue and red base.

A small display case on a stand, containing a control panel with a grid of buttons and a small display. The case is made of clear glass and sits on a wooden top with a metal leg.

es and graphical output.


of increasingly powerful and user-friendly digital
r time come to an end.



The Analog Thing






- Affordable computer for education and teaching.
- Open Source Hardware invites tinkering and „hacking“.
- Discrete CMOS and no processor, only a digital state machine.
- 3V3 A&D interface for Arduino, Raspberry Pi, etc.
- No electronic lab equipment necessary (can use sound card instead oscilloscope)



(picture from our website)

$$\begin{aligned}
 -x &= -\int 1.8y - x \, dt + C \\
 -z &= -\int 1.5xy - 0.2667z \, dt \\
 s &= -(1 - 2.68z) \\
 r &= -xs \\
 -y &= -\int 1.536r - 0.1y \, dt
 \end{aligned}$$



(picture from our manual)




THE ANALOG THING

Analogues

Digital Arithmetics

4	7	3	.	1	7
		4	7	3	0
	+	₁ 3	3	1	1
		8	0	4	1

Analog processes in nature




- Uses algorithms
- Inherently clocked and serial
- Based on memory
- Energy barrier, von-Neumann bottleneck
- Happens in real-time
- Continuous and parallel
- Initial state preparation and Measurement-based
- **Resetting Moore's law**




Compute as the Human Brain

Digital Arithmetics




Symbolic computing & sparse linear algebra


Analog processes in nature




Wave-based computing & dense interconnects




[10.14279/tuj.eceasst.27.385]



Telephone switchboard





Ethernet switch



analog

vs

analogue



[10.14279/tuj.eceasst.27.385]

[Hangleiter, Carolan, Thébault: Analogue Quantum Simulation, p.18]

Emulation of Hawking Radiation in Dispersive Optical Media





Fig. 5.4 Schema for analogue emulation of Hawking radiation case study (see main text for figure explanation)




Die Rückkehr des Analogrechners


- Namensgebend ist die Analogiebildung mit **elektrischen Schaltkreisen**.
- **Intrinsisch parallele Datenflussverarbeitung** statt sequentieller Algorithmen.
- Extrem **energieeffizient**: „Jedes Elektron zählt“.
- Kontinuierliche Werte und **kontinuierliche Zeit**: Kein Takt.

Building blocks: The General Purpose Analog Computer (GPAC)

Computing model by Claude Shannon [1941]



Milestones and Tapeouts at anabrid




- Black box model
- No algorithm, no memory (beyond state variables)
- All computing elements compute at same time

Anabrid resets Moore's law

Scaling analog CMOS for HPC

Circuit Size


[# computing elements]



- Nuclear Fusion
- ...
- HPC
- Drones
- Embedded

Cutoff Frequency

[Hz]



Power and Time to Solution Measurements and Projections for the GPAC




Integrated Digital benchmark

Discrete
Analog
Computer






Integrated
Analog
Computer on
Chip



		Measured		Projected
		Digital	Analog (<i>MI</i>)	Analog Chip
Time to Solution:	T [μs]	75 ± 45	100	$10^{-(0.5 \pm 0.5)}$
Cutoff frequency (bandwidth):	$k_0 \sim 1/\Delta t$ [Hz]	3×10^4	10^4	$10^{6.5 \pm 0.5}$
Power consumption:	P [W]	10	0.4	10^{-2}
Energy for computation:	$E = P \cdot T$ [μJ]	900 ± 600	40	$10^{-(2.5 \pm 0.5)}$
(effective) FLOPs:	F [FLOP/sec]	10^9	$3 \times 10^{(4 \pm 1)}$	7×10^5
Efficiency (FLOPs per Energy):	F/E [FLOP/J]	10^8	$7.5 \times 10^{8 \pm 1}$	3×10^{11}

A milestone last year: First fully-reconfigurable discrete analog computer



Precision
Up to 12bit resolution.
DC accuracy 0.1%
AC bandwidth > 1Mhz (cutoff frequency).

„Resetting Moore’s law“ at 65nm

Towards 1e5 computing elements on chip




The Analog Thing
»Hacker’s toolkit«

SPRIN-D




REDAC Analog Supercomputer



G-PAC: 65nm CMOS
2027 -> 22nm


First Chip-level integrated Analog Computers

Existing: Highly Specialized Chips, low bandwidth, rather large static/dynamical errors, near to no software support




Glenn Cowan 2005

(A VLSI Analog Computer, PhD Thesis, Columbia University)



Ning Guo et al. 2016


(Energy-Efficient Hybrid A/D Approx Comp. In Continuous Time, IEEE Journal of Solid-State-Circuits)




Anadigm Inc. and ZRNA (open source)

[<http://zrna.org>]


Switched capacitor configurable analog blocks (CABs)



Analog Computing Toolchain as we built it today



anabrid tech stack (industry audience)



Talking to industry

Reasons why to go analog


Low
Latency

100%
Parallelism

Low
Power

Reduced
Complexity



anabrid



 **BOEING**

Mapping Turing Machines to Polynomial Initial Value Problems

Solving industry problems with Analog CMOS




Anabrids Hardware Description Language

Implementing APIs

Circuit.analog

```
solve_ode( @(t,u)
  diff(rho,t) = div(p),
  diff(p_i, t) = div(p_i*v_j - p*dela_ij),
  diff(e, t) = div(v_i*(e+p)),

  p = rho*eps*(Gamma-1)
)
```



Anabrids Hardware Description Language Implementing

```

solve_ode( @(t,u)
    diff(rho,t) = div(p)
    diff(p_i, t) = div(p
    diff(e, t) = div(v_i

    p = rho*eps*(Gamma-1
    )
    
```

Analog Programming Editor

Clear Examples **Flow** Matrix Code Tree Debug Graph **Logical** Physical Cluster Import Send to lucidac

Drag & Drop Mul Int Daq Extout Extin Const

Logical Routes

```

[
  {
    "source": {
      "typeName": "Int",
      "id": 0,
      "state": {
        "rtl": false
      },
      "port": "out"
    },
    "target": {
      "typeName": "Pot",
      "id": 0,
      "state": {
        "rtl": true
      },
      "port": "in"
    }
  },
  {
    "source": {
      "typeName": "Pot",
      "id": 0,
      "state": {
        "rtl": true
      }
    }
  }
]
    
```


Configuring op-amp circuits

Data flow programming

```


1 from lucipy import LUCIDAC, Circuit
2
3 a = 1.0
4 b = 2.8
5 c = 2.666 / 10
6
7 l = Circuit()      # Create a circuit
8
9 mx = l.int(ic = 0.1) # Allocate an integrator with initial condition
10 my = l.int()        # two more integrators
11 mz = l.int()
12 xz = l.mul()        # Allocate two multipliers
13 xy = l.mul()
14
15 l.connect(mx, xz.a) # Product -x * -z = xz
16 l.connect(mz, xz.b)
17
18 l.connect(mx, xy.a) # Product -x * -y = xy
19 l.connect(my, xy.b)
20
21 l.connect(my, mx, weight = -a)
22 l.connect(mx, mx, weight = a)
23
24 l.connect(mx, my, weight = -b)
25 l.connect(xz, my, weight = -5)
26 l.connect(my, my, weight = 0.1)
27
28 l.connect(xy, mz, weight = 5)
29 l.connect(mz, mz, weight = c)
30
31 l.probe(mx, front_port=0) # Connect a DSO to
32 l.probe(my, front_port=1) # ports 0, 1 or 2
33 l.probe(mz, front_port=2) # to see the output!
34
35 hc = LUCIDAC()
36 hc.set_circuit(l)
37
38 hc.set_op_time(unlimited=True)
39 hc.start_run()

```




Digital Differential Analysers

Analog Computing on FPGAs



Old Nexys 4 DDR FPGA board, 100Mhz





- Exploit massive amount of Multiply-Add Units
- 32bit fixed point (16bit integer, 16bit fractional)
- Toy problems: Rössler attractor, Hindmarsh-Rose Neuron.
- Utilization about 11%

9.4 NEURONAL BURSTING

Neurons in the central nervous system receive nerve impulses from other "upstream" neurons and, if such inputs exceed their firing thresholds, give off nerve impulses to "downstream" neurons. Computationally speaking, the aggregation of incoming nerve impulses (also referred to as summation) is a process of integration, albeit within a limited time window, such that incoming impulses soon expire, and only the most recent ones carry weight in the integration as time passes. A few sporadic impulses are usually not enough to exceed the firing threshold. Instead, it takes either multiple upstream neurons to fire together at least near-simultaneously, or a single upstream neuron to send multiple impulses in short bursts. James L. Hindmarsh and R. Malcolm Rose proposed a model for this neuronal bursting in 1984. The model, consisting of the three first-order differential equations shown below, responds to inputs

to I_{ext} . The variables x , y , and z correspond to the neuron's (bursting) output potential, the transport of sodium and potassium through fast ion channels, and the transport of other ions through slow channels, respectively.

To add a 10-weighted input to the first (red) integrator, a resistor network is connected to its summing junction (Sj) jack. To operate the second (blue) integrator more slowly than the other two, its output is patched to its SLOW jack. Set the coefficient potentiometers to the values shown in the patching diagram. Connect x (the output of the inverter) to OUT X and connect your oscilloscope or other display system to RCA Out X on the back of THAT. If more channels are available on your visual display system, connect y and $-z$ accordingly. Run the patch in OP mode and observe the image on the display system while connecting and disconnecting I_{ext} to and from +1.



DSL ODE input

```
1 {
2   "name": "hindmarsh-rose",
3   "functions": [
4     "X(t)",
5     "Z(t)",
6     "Y(t)"
7   ],
8   "parameters": [],
9   "equations": {
10    "a": "1",
11    "b": "3",
12    "c": "1",
13    "d": "5",
14    "r": "0.001",
15    "s": "4",
16    "i": "1",
17    "diff[X, t]": "-4 * X ** 3 + 6 * X ** 2 + 7",
18    "diff[Y, t]": "-1.332 * X ** 2 + 0.0666 - Y",
19    "diff[Z, t]": "0.004 * X + 0.0032 - 0.001 *",
20  },
21  "conditions": {
22    "X(t: 0)": 1.0,
23    "Y(t: 0)": 0.0,
24    "Z(t: 0)": 1.0
25  },
26  "outputs": [
27    "X", "Y"
28  ],
29  "displays": [
30    "plot(x: t * 0.001 - 1.0, y: X)",
31    "plot(x: t * 0.001 - 1.0, y: Y)"
32  ]
33 }
```


```
130 wire [31:0] lit_26_sig;
131 wire [31:0] arith_27_sig;
132 wire [31:0] arith_28_sig;
133 wire [31:0] lit_29_sig;
134 wire [31:0] arith_30_sig;
135 wire [31:0] lit_31_sig;
136 assign lit_2_sig = real_to_fixed(1);
137 assign lit_7_sig = real_to_fixed(-4);
138 mul mul_inst_0(
139   .clk(clk),
140   .reset(reset),
141   .update(update),
142   .ovf(ovfs[7]),
143   .lhs(itor_0_sig),
144   .rhs(itor_0_sig),
145   .out(arith_9_sig)
146 );
147 mul mul_inst_1(
148   .clk(clk),
149   .reset(reset),
150   .update(update),
151   .ovf(ovfs[6]),
152   .lhs(arith_9_sig),
153   .rhs(itor_0_sig),
154   .out(arith_8_sig)
155 );
156 mul mul_inst_2(
157   .clk(clk),
158   .reset(reset),
159   .update(update),
160   .ovf(ovfs[5]),
161   .lhs(lit_7_sig),
162   .rhs(arith_8_sig),
163   .out(arith_6_sig)
164 );
```

Verilog output



PWM to DSO: „dense solution“

Micro benchmark:
FPGA: 1W
THAT: 0.4W
G-PAC: 10mW



Analog architectures on FPGAs and ASICs

Dr. Sven Köppel

koeppel@anabrid.com

Thank you for your attention!

2025-07-14, 10:30 AM

Paderborn Center for Parallel Computing (PC2)

PC2 Seminar at U Paderborn

Room X0.101, Mersingweg 5, 33098 Paderborn